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ABSTRACT 
This paper proposed a cascaded commutation circuit based on current commutation approach 
for low-to-medium voltage DC fault current interruption, without snubber circuits, which slows 
the fault current di/dt prior to current-zero and the rate of rise of the transient recovery voltage 
dv/dt across the mechanical breaker contacts after current zero. The proposed dynamic control of 
the fault current di/dt and circuit breaker voltage dVVCB/dt increase the fault current interruption 
capability at the first and second current-zeros. Detailed mathematical equations are presented 
to evaluate the operational waveform profile and the validity of the cascaded commutation 
principle is confirmed by simulation and experimental results at 600Vdc, 110A and 330A.  
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ܥ஼  Commutation capacitance (F) ܥ஼ଵ,ଶ,ଷ  Cascaded commutation capacitance (F) ܥ௦  Snubber capacitance (F) ܥ௕௔௡௞  Capacitor bank (F) ݀݅ ݀ݐΤ   Decline rate of current before current-zero (kA/ȝs) ݀ݒ ݀ݐΤ   Rise rate of voltage across the opening contacts immediately 
after current-zero (kV/ȝs) ݀ ௏ܸ஼஻ ݀ݐΤ   Rise rate of voltage across the VCB immediately after 
current-zero (kV/ȝs) 
DC Direct current 
HVDC High voltage direct current ݅஼ଵ/ଶ/ଷ Cascaded counter current (A) ்݅ Current through the solid-state switches 
n Number of devices 
T1-T2-T3-T4-T5-T6 Solid-state switches 
Tେଵ/ଶ/ଷ/ସ/ହ/଺  Cascaded time intervals (ȝs) ஼ܸ಴భ   Voltage cross the commutation capacitor ܥ஼ଵ ஼ܸ಴భ,మ  Voltage cross the series-connected commutation capacitor ܥ஼ଵ and ܥ஼ଶ ஼ܸ಴భ,మ,య Voltage cross the series-connected commutation capacitor ܥ஼ଵ, ܥ஼ଶ and ܥ஼ଷ. 
 
  
3 
 
I. INTRODUCTION 
The necessity of DC breaker topologies in low to medium voltage applications is paramount to 
the success of developing full DC systems either in localised grid infrastructure [1, 2] or 
commercial applications in avionics, automotive and telecommunications [3]. Fast interruption 
time, reliable and successful fault interruption are the main factors that contributes to the 
system rating of the downstream power electronics. Over de-rating on the power electronics to 
compromise on slow-switching DC breakers contributes to higher cost and lower efficiency 
[4]. Arc-flash hazard analysis in low and medium voltage DC systems has been extensively 
evaluated in [5, 6]. In particular to DC circuit breaker, arcing will occur when current-zero is 
not achieved during the breaker interruption process [7, 8].  
(a) Mechanical circuit breaker techniques 
DC fault current limitation through helical arc control and mechanical circuit breaker has been 
proposed in [9] and [10] respectively. Both studies utilise specific design on the mechanical 
circuit breaker to either control the arc formation [9] or use of Thomson coil [10] to limit and 
interrupt the fault current. However, the mechanical circuit breaker in [9] need to factor in the 
large internal blades structure to enhance arc and fault current control. Allowing arc formation 
can lead to subsequent structure failure and higher maintenance requirement. Although the 
response time of the mechanical breaker in [10] is lesser than 2ms, the full interruption time 
that is associated with the coil damping duration are larger than 10ms. This damping duration 
need to be considered in rapid fault current interruption. The mechanical circuit breaker 
technique in [11] demonstrated fast interruption time in micro-seconds range. The technique is 
based on generating a reverse current and an intense axial magnetic field by two helical flux 
compression generators. Although fast interruption time is achievable, the technique is limited 
by low probability of successful fault interruption due to single current-zero generation and 
reliability constraint by the requirement of significant magnetic field.  
(b) Solid-state circuit breaker techniques 
Alternate DC circuit breaker approaches that provide rapid fault current interruption has been 
reviewed in [12-14]. These approaches are based on solid-state circuit breakers which depend 
on the turning-off of the semiconductors to interrupt DC fault current. Fault current interruption 
time lesser than 1ms can be achieved and the system structures are normally simple with lesser 
components count. However, the main limiting factors that incurred with these approaches are 
the on-state power losses and the cooling requirements that are associated with the 
semiconductors. Although wide-band gap devices in [15, 16] has been proposed to reduce the 
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losses and cooling requirements, the semiconductors position on the DC line will need to 
sustain the DC input voltage and the induced inductive voltage during fault current interruption. 
High di/dt due to rapid fault current interruption will result in significant induced inductive 
voltage. The semiconductors will have to be series-connected to sustain these overvoltage and 
dynamic voltage sharing techniques [17] need to be integrated to prevent device failure.  
(c) Hybrid circuit breaker techniques 
The hybrid DC circuit breaker based on forced commutation principle has been extensively 
research in HVDC applications [18-21]. The main principle underlying these approaches is to 
introduce a current-zero to the mechanical circuit breaker before it attempts to interrupt the 
fault current, thereby reducing the possibility of arcing and decreases the fault current 
interruption time. Current-zero is achieved either through the series-connected semiconductor 
device [18] with the mechanical circuit breaker or the forced current commutation from the 
shunt-connected circuitry across the mechanical circuit breaker [19, 20]. The two stage 
operation demonstrated in [21] commutated the fault current into the capacitor in a controlled 
approach to achieve low voltage across the DC breaker during initial contact separation. 
Although successful fault interruption can be achieved with reduce voltage across the DC 
breaker as stated in [22], the semiconductors used in [21] need to be rated with respect to the 
Metal Oxide Varistor (MOV) clamping voltage. MOV is used in the final stage to limit the 
voltage across the DC breaker, which its clamping voltage can be twice of the DC input source. 
The fault current interruption time from hybrid DC circuit breaker is dependent on the 
mechanical circuit breaker opening under arc-less condition. These are generally longer than 
solid-state circuit breaker techniques and also consists of circuitry with more components count 
to achieve the current-zero condition. However, in DC applications where fault current 
interruption time is between the range of 2 to 5ms [23], hybrid DC circuit breaker techniques 
is preferred as the conduction loss is primarily dependent on the mechanical circuit breaker if 
forced current commutation circuitry is shunt across the circuit breaker. This is much lower 
than solid-state DC breaker and the physical disconnection of the current path is more reliable 
with mechanical circuit breaker. Also, the cooling requirement for the semiconductors are less 
as they are only operational during the fault condition.  
The conditions associated with successful fault current interruption on DC circuit breaker has 
been evaluated in [22]. A lower fault current di/dt or dVVCB/dt across the circuit breaker increase 
the successful interruption probability. This paper enhances the work carried out in [22] and 
proposed a cascaded forced current commutation circuitry that slows the fault current di/dt 
prior to current-zero and a low dVVCB/dt voltage profile across the circuit breaker during the 
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interruption process. The volume and cost of the proposed commutation circuit can be reduced 
with recent technological advances in power semiconductors devices [24, 25]. The availability 
of 6.5kV IGBTs [26] allows lesser cascaded voltage stages and this made the proposed hybrid 
DC circuit breaker well-suited in low to medium voltage level (1.2kV to 15kV) applications. 
Applications in high voltage level (>15kV) can still be established with increased cascaded 
voltage stages or utilizing next generation wide-band gap devices capable in excess of 10kV 
voltage rating [16, 25, 27, 28].  However, the cost comparisons on the proposed approach with 
others techniques and devices are not evaluated in this paper. The economic comparison on DC 
breaker topologies is presented in [29].  
This paper focus and evaluate on the approach and technique that allows the control of the fault 
current di/dt and circuit breaker voltage dVVCB/dt. The test-rigs involved in the evaluation are 
presented in [30].    
Section II in this paper defines the operating principles of the proposed commutation circuit 
with associated mathematical equations to confirm the waveform profiles. Section III presents 
the simulation and experimental results of successful current interruption at 110A and 330A. 
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II. Basic principles of the cascaded commutation circuit 
Operation of the proposed cascaded commutation circuit in Fig. 1 involves three sequential 
processes, namely the preparation (or reset) of commutation circuit, the introduction of fault 
current, and initiation of the commutation circuit. 
Cascaded Commutation Circuit
VVCB
 
(a) 
 
 
(b) 
Fig. 1: The cascaded commutation circuit of the hybrid breaker; VCB: vacuum circuit breaker 
and T1,2,3,4,5,6: series diode and IGBT combination. 
(a) Cascaded commutation circuit diagram 
(b) Pictorial view of the commutation circuit 
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The circuit consist of series-connected capacitors, such that ܥ஼ଵ = ܥ஼ଶ = ܥ஼ଷ are in connection 
with solid-state switches T4-T5-T6. The proposed circuitry allow n+1 capacitors to be connected 
in series for higher DC voltage application and/or refined control of the dynamic dV/dt across 
the VCB. In this paper, three capacitors are series-connected for the circuit analysis and 
evaluation.  
The three solid-state switches are controlled by sequential time intervals, overlapping for a 
short duration (1ȝs in this paper) to ensure commutation current continuity, as shown in Fig. 
3(H). Under normal load conditions, only the VCB and T1 are closed, transmitting power to 
load and to charge the commutation capacitors ܥ஼ଵ െ ܥ஼ଶ െ ܥ஼ଷ with an initial voltage totalling ஽ܸ஼, respectively while the other switches, T2 to T6, are open. A DC fault is emulated by turning 
on T3, so that the energy stored in the capacitor bank ܥ௕௔௡௞ is released through the load inductor ܮ௅ை஺஽ into the fault resistor ܴி஺௎௅், to produce a high current through the VCB before the 
electrodes open. For commutation preparation, the commutation capacitors ܥ஼ଵ,ଶ,ଷ are reversed 
charged by turning on T2 after receiving the trip signal. Since ܥ஼ଵ = ܥ஼ଶ = ܥ஼ଷ, the voltage 
cross each capacitor is equal ( ஼ܸ಴భ = ஼ܸ಴మ = ஼ܸ಴య). The fault clearance interruption procedure 
is shown in Fig. 2. For analysis convenience, the VCB arc voltage is ignored, being a low 
voltage. 
 
(i) Time interval, t0 – tc0 
At time ݐଵ, the electrodes started to open introducing an arc voltage across the VCB. When a 
specific gap distance had been reached, at ݐଶ = ݐ௖଴ the solid-state switch T4 is closed. Then, 
the resonant counter-current ݅௅಴ = ݅஼ଷ  produced by ܮ஼ܥ஼ଵ,ଶ,ଷ  rises and forces the current ݅௏஼஻ = ݅ி஺௎௅் through the VCB to decrease. See loop ܥ஼ଵ,ଶ,ଷ െ ܸܥܤ െ ܮ஼ െ ସܶ.  
 
(ii) Time interval, tc0 – tc3 
At ݐ௖ଵ , the counter-current ݅௅಴ = ݅஼ଶ  is switched into the loop ܥ஼ଵ,ଶ െ ܸܥܤ െ ܮ஼ െ ହܶ  by 
turning on switch T5, then T4 off; after obtaining energy from ܮ஼ܥ஼ଵ,ଶ the current continues to 
rise until ݐ௖ଶ. Then the counter-current transfers into the next loop ܥ஼ଵ െ ܸܥܤ െ ܮ஼ െ ଺ܶ as the 
solid-state switch T6 is fired and T5 is turned off, such that ݅௅಴ = ݅஼ଵ is produced by ܮ஼ܥ஼ଵ. 
When the counter-current reaches the fault current ݅ி஺௎௅்  level (after a specifiable 
commutation time from ݐ௖଴  to ݐ௖ଷ ), the first VCB current-zero occurs at ݐ௖ଷ  and ݅ி஺௎௅்  is 
commutated into the loop ܥ௕௔௡௞ െ ܥ஼ଵ െ ଺ܶ െ ܮ஼ െ ܮ௅ை஺஽ െ ଷܶ െ ܴி஺௎௅்.  
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(iii) Time interval, tc3 - tc6 
Since only capacitor ܥ஼ଵ is operational, the voltage ௏ܸ஼஻ across the VCB is forced to equal and 
track the residual capacitor voltage of ஼ܸ಴భ  until voltage ஼ܸ಴భ  approaches zero at ݐ௖ସ . Then ݅ி஺௎௅் switches into the loop ܥ௕௔௡௞ െ ܥ஼ଵ,ଶ െ ହܶ െ ܮ஼ െ ܮ௅ை஺஽ െ ଷܶ െ ܴி஺௎௅் by turning on 
solid-state switch T5, then is T6 turned off.  ௏ܸ஼஻ tracks the residual voltage of ஼ܸ಴భ plus ஼ܸ಴మ 
until ݐ௖ହ when the residual voltage ஼ܸ಴భ+ ஼ܸ಴మ approaches zero. Then the solid-state switch T4 
is fired and T5 turned off, and ݅ி஺௎௅்  enters the loop ܥ௕௔௡௞ െ ܥ஼ଵ,ଶ,ଷ െ ସܶ െ ܮ஼ െ ܮ௅ை஺஽ െଷܶ െ ܴி஺௎௅். The VCB voltage starts to increase following the residual voltage ஼ܸ಴భ + ஼ܸ಴మ+ ஼ܸ಴య . For a failed interruption at the first current-zero, ݅௏஼஻  repeats the timing sequence to 
produce a second current-zero. A second commutation failure is deemed to specify interruption 
failure.  
 
 
 
Fig. 2: Operational sequence waveforms for the cascaded circuit; CZ current-zero crossing in 
the VCB. 
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Fig. 3: Interruption sequence of the cascaded commutation circuit. 
 
The mathematical description of the interruption sequences during commutation is based on 
the timing diagram in Fig. 3. For simplified analysis, the inductors are assumed linear, the 
voltage drops across all solid-state switches and the VCB state are zero during the on-state; due 
to large ܥ௕௔௡௞, its voltage is considered constant, charged to ஽ܸ஼; the commutation capacitors 
have no circuit leakage paths when inactive; and finally, the VCB fault current ݅ி஺௎௅்  is 
unchanged during the commutation process, since the commutation time is shorter than the 
fault-path time constant. A detailed solution is obtained by solving the differential equations 
corresponding to each interval; while the end state of one interval is the initial state of the 
following interval, thereby maintaining continuity between successive intervals. 
 
(A) Prior to commutation circuit operation 
Fig. 3(A) depicts the cascaded circuit when the VCB fault current has reached its expected 
value. The VCB electrodes have separated a specific distance. The commutation capacitor ܥ஼ଵ,ଶ,ଷ  has been reversed charging, so that the commutation circuit is ready to produce a 
counter-current through the VCB. In Fig. 3(H), to maintain cascaded commutation circuit 
continuity, solid-state switches T4-T5-T6 are controlled through a sequence of six intervals with 
1ȝs overlapping (intervals TC1-TC2-TC3-TC4-TC5-TC6). Intervals TC3 and TC4 use the same signal. 
Overlap ensures continuity, that is ݐ௖ଵ = ݐ௖ଵ_, ݐ௖ଶ = ݐ௖ଶ_,  ݐ௖ସ = ݐ௖ସ_, ݐ௖ହ = ݐ௖ହ_. 
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(B) Time interval, ݐ௖଴ ൑ ݐ ൑ ݐ௖ଵ 
At time ݐଶ = ݐ௖଴, switch T4 is turned on to introduce counter-current ݅௅಴  through the VCB, 
forcing the current ݅௏஼஻ through the VCB to decrease. The relationships between ݅ி஺௎௅் , ݅௏஼஻ 
and  ݅஼ is: ݅ி஺௎௅் = ݅௏஼஻ + ݅௅಴         (A) (1)  
where݅௅಴ = ݅஼ଷ andܥ஼ଵ = ܥ஼ଶ = ܥ஼ଶ, thus the current ݅஼ଷ through circuit loop ܥ஼ଵ,ଶ,ଷ െ ܸܥܤ െܮ஼ െ ସܶ is defined by: 
1ܥ஼ଵ,ଶ,ଷන݅஼ଷ݀ݐ + ܮ஼ ݀݅஼ଷ݀ݐ = 0 (2)  
with the initial conditions  ݅஼ଷ(ݐ௖଴) = 0 (A) and ஼ܸ಴(ݐ௖଴) = െ ஽ܸ஼          (V)  
which yield:  ݅஼ଷ(ݐ) = ௏ವ಴௓ sin߱଴ݐ      (A) (3)  
and                               ஼ܸ಴భ,మ,య(ݐ) = െ ஽ܸ஼ cos߱଴ݐ (V) (4)  
0 ൑ ߱଴ݐ ൑ ߨ      (rad)  
where  ߱଴ = 1 ඥܮ஼ܥ஼ଵ,ଶ,ଷΤ       (rad/s)  ܼ = ටܮ஼ ܥ஼ଵ,ଶ,ଷΤ       (π)  ܥ஼ଵ,ଶ,ଷ = ᪞ܥ஼ଵ = ᪞ܥ஼ଶ = ᪞ܥ஼ଷ       (F)  
At the end of this interval, the voltage across the commutation capacitors ܥ஼ଵ,ଶ,ଷ is ஼ܸ಴భ,మ,య =஼ܸ಴భ,మ,య(ݐ௖ଵ), that is ஼ܸ಴భ = ஼ܸ಴మ = ஼ܸ಴య = ᪞ ஼ܸ಴భ,మ,య(ݐ௖ଵ); and the commutation current is ݅஼ =݅஼ଷ(ݐ௖ଵ); thus the equation describing this interval ஼ܶଵ is: 
஼ܶଵ=ݐ௖ଵ െ ݐ௖଴ = ିୱ୧୬షభ೔಴య(೟೎భ)ೋೇವ಴ఠబ  (5)  
 
(C) Time interval, ݐ௖ଵ ൑ ݐ ൑ ݐ௖ଶ 
T5 is turned on and T4 off at ݐ௖ଵ, then the commutation current ݅௅಴ diverts into the loop ܥ஼ଵ,ଶ െܸܥܤ െ ܮ஼ െ ହܶ; thus equalling current ݅஼ଶ which can be expressed by the differential equation: 
1ܥ஼ଵ,ଶන ݅஼ଶ݀ݐ + ܮ஼ ݀݅஼ଶ݀ݐ = 0 (6)  
with initial conditions  ݅஼ଶ(ݐ௖ଵ) = ݅஼ଷ(ݐ௖ଵ) (A) and ஼ܸ಴భ,మ(ݐ௖ଵ) = ᪟ ஼ܸ಴భ,మ,య(ݐ௖ଵ)      (V)  
12 
 
which yield:  ݅஼ଶ(ݐ) = ݅஼ଷ(ݐ௖ଵ) cos߱଴ᇲݐ െ ଶ௏಴಴భ,మ,య(௧೎భ)ଷ௓ᇱ sin߱଴ᇱݐ (A) (7)  
and          ஼ܸ಴భ,మ,(ݐ) = ܼᇱ௜಴య(ݐ௖ଵ) sin߱଴ᇲݐ + ᪟ ஼ܸ಴భ,మ,య(ݐ௖ଵ)cos߱଴ݐ (V) (8)  
0 ൑ ߱଴ݐ ൑ ߨ     (rad)  
where  ߱଴ᇱ = 1 ඥܮ஼ܥ஼ଵ,ଶΤ      (rad/s)  ܼԢ = ටܮ஼ ܥ஼ଵ,ଶΤ     (π)  ܥ஼ଵ,ଶ = ½ܥ஼ଵ = ½ܥ஼ଶ = ½ܥ஼ଷ      (F)  
At the end of this interval, the voltage across the commutation capacitor ܥ஼ଵ,ଶ   is ஼ܸ಴భ,మ =஼ܸ಴భ,మ,(ݐ௖ଶ), where ஼ܸ಴భ = ஼ܸ಴మ = ½ ஼ܸ಴భ,మ(ݐ௖ଶ), ஼ܸ಴య = ᪞ ஼ܸ಴భ,మ,య(ݐ௖ଵ); and the commutation 
current is ݅௅಴ = ݅஼ଶ(ݐ௖ଶ); thus the equation for the time of this interval ஼ܶଶ is: 
஼ܶଶ=ݐ௖ଶ െ ݐ௖ଵ = ିୱ୧୬షభ ೇ಴಴భ,మ(೟೎భ)×೔಴మ(೟೎మ)శಽ಴×೔಴మ(೟೎భ)×ഘబᇲ×ಲ(಴಴భ,మ×ቆೇ಴಴భ,మ(೟೎భ)ቇమశಽ಴×ቀ೔಴మ(೟೎భ)ቁమ)×ഘబᇲఠబᇲ  (9)  
where  ܣ = ට஼಴భ,మ×(௏಴಴భ,మ(௧೎భ))మା௅಴×(௜಴మ(௧೎భ))మି௅೎×(௜಴మ(௧೎మ))మ௅಴  
 
 
(D) Time interval,ݐ௖ଶ ൑ ݐ ൑ ݐ௖ଷ 
Solid-state switch T6 is fired and T5 is turned off at time ݐ௖ଶ, then the commutation current ݅௅಴ 
enters the loop ܥ஼ଵ െ ܸܥܤ െ ܮ஼ െ ଺ܶ. The resulting current ݅஼ଵ is defined by: 
1ܥ஼ଵන݅஼ଵ݀ݐ + ܮ஼ ݀݅஼ଵ݀ݐ = 0 (10)  
with the initial conditions  ݅஼ଵ(ݐ௖ଶ) = ݅஼ଶ(ݐ௖ଶ) (A) and ஼ܸ಴భ(ݐ௖ଶ) = ௏಴಴భ,మ(௧೎మ)ଶ  (V)  
which yield:  ݅஼ଵ(ݐ) = ݅஼ଶ(ݐ௖ଶ) cos߱଴ᇲᇲݐ െ ௏಴಴భ,మ(௧೎మ)ଶ௓ᇱᇱ sin߱଴ᇱᇱݐ (A) (11)  
and          ஼ܸ಴భ(ݐ) = ܼԢԢ݅஼ଶ(ݐ௖ଶ) sin߱଴ᇲᇲݐ + ௏಴಴భ,మ(௧೎మ)ଶ  cos߱଴ᇱᇱݐ     (V) (12)  
0 ൑ ߱଴ݐ ൑ ߨ      (rad)  
where  ߱଴ᇱᇱ = 1 ඥܮ஼ܥ஼ଵΤ      (rad/s)  ܼԢԢ = ඥܮ஼ ܥ஼ଵΤ      (π)  ܥ஼ଵ = ܥ஼ଶ = ܥ஼ଷ     (F)  
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When the commutation current ݅஼ଵ rises to equal the fault current, in the commutation period ݐ௖଴ to ݐ௖ଷ, there is sufficient time for vacuum recovery, having introduced a VCB current-zero. 
Since the period of each interval has been calculated, it is possible to achieve the first current-
zero occurring at time ݐ௖ଷ. This means ݅஼ଵ(ݐ௖ଷ)=݅ி஺௎௅்(ݐ௖ଷ) and the commutation capacitor ܥ஼ଵvoltage is ஼ܸ಴భ = ஼ܸ಴భ(ݐ௖ଷ), and the other capacitor voltages are ஼ܸ಴మ = ½ ஼ܸ಴భ,మ(ݐ௖ଶ) and ஼ܸ಴య = ᪞ ஼ܸ಴భ,మ,య(ݐ௖ଵ). The period of this interval ஼ܶଷ is: 
஼ܶଷ=ݐ௖ଷ െ ݐ௖ଶ = ିୱ୧୬షభೇ಴಴భ(೟೎భ)×೔ಷಲೆಽ೅(೟೎య)శಽ಴×೔಴భ(೟೎మ)×ഘబᇲᇲ×ಲᇲ(಴಴భ×ቆೇ಴಴భ(೟೎మ)ቇమశಽ಴×൫೔಴భ(೟೎మ)൯మ)×ഘబᇲᇲఠబᇲᇲ  (13)  
where  ܣԢ = ට஼಴భ×(௏಴಴భ(௧೎భ))మା௅಴×(௜಴భ(௧೎మ))మି௅೎×(௜ಷಲೆಽ೅(௧೎య))మ௅಴   
In summary, the commutation current ݅௅಴ , before current-zero, can be described by the 
piecewise function: 
݅஼ = ۖۖەۖۖ۔
ۓ ݅஼ଷ(ݐ)݅஼ଷ(ݐ) = ஽ܸ஼ܼ sin߱଴ݐ                                           (ݐ௖଴ ൑ ݐ ൑ ݐ௖ଵ) ݅஼ଶ(ݐ) = ݅஼ଷ(ݐ௖ଵ) cos߱଴ᇲݐ െ 2 ஼ܸ಴భ,మ,య(ݐ௖ଵ)3ܼᇱ sin߱଴ᇲݐ (ݐ௖ଵ ൑ ݐ ൑ ݐ௖ଶ) ݅஼ଵ(ݐ) = ݅஼ଶ(ݐ௖ଶ) cos߱଴ᇲᇲݐ െ ஼ܸ಴భ,మ(ݐ௖ଶ)2ܼᇱᇱ sin߱଴ᇲᇲݐ (ݐ௖ଶ ൑ ݐ ൑ ݐ௖ଷ) ۙۘۖۖ
ۖۗۖ
 (14)  
 
(E) Time interval,ݐ௖ଷ ൑ ݐ ൑ ݐ௖ସ ݅ி஺௎௅் is commutated into the loop ܥ௕௔௡௞ െ ܥ஼ଵ െ ଺ܶ െ ܮ஼ െ ܮ௅ை஺஽ െ ଷܶ െ ܴி஺௎௅்; but is still 
equal to ݅஼ଵ which can be expressed by the differential equation: 
1ܥ஼ଵන ݅஼ଵ݀ݐ + ܮ஼ ݀݅஼ଵ݀ݐ + ܮ௅ை஺஽ ݀݅஼ଵ݀ݐ + ݅஼ଵܴி஺௎௅் = ஽ܸ஼ (15)  
where the voltage across ܥ௕௔௡௞ can be considered a DC source due to large ܥ௕௔௡௞, with 
the initial conditions ݅஼ଵ(ݐ௖ଷ)=݅ி஺௎௅்(ݐ௖ଷ)(A) and ஼ܸ಴భ = ஼ܸ಴భ(ݐ௖ଷ)       (V)  
Practically ܴி஺௎௅் < 2ට௅ಽೀಲವ஼಴భ , which yields: ݅஼ଵ(ݐ) = 2ܭଵᇱ݁ିఋమ௧ cos(߱ଷᇲݐ െ ߠԢ)      (A) (16)  ஼ܸ಴భ(ݐ) = ଶ௄భᇲ஼಴భఠరᇲ [cos(ߚଶᇱ െ ߠԢ) െ݁ିఋమ௧ cos(߱ଷᇲݐ െ ߠԢ + ߚଶᇱ)] + ஼ܸ಴భ(ݐ௖ଷ)     (V) (17)  
where ߜଶ = ோಷಲೆಽ೅ଶ(௅ಽೀಲವା௅಴); ߱ଷᇱଶ = ଵ(௅ಽೀಲವା௅಴)஼಴భ െ ቀ ோಷಲೆಽ೅ଶ(௅ಽೀಲವା௅಴)ቁଶ  ߱ସᇱ = ටߜଶଶ + ߱ଷᇱଶ ; ߚଶᇱ = tanିଵ ఠయᇲఋమ   
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ܭଵᇱ = ඩ(݅ி஺௎௅்(ݐ௖ଷ)
2
)ଶ + ( ஽ܸ஼ െ ஼ܸ಴భ(ݐ௖ଷ)ܮ௅ை஺஽ + ܮ஼ െ ߜଶ݅ி஺௎௅்(ݐ௖ଷ)
2߱ଷᇱ )ଶ  
ߠԢ = tanିଵ ஽ܸ஼ െ ஼ܸ಴భ(ݐ௖ଷ)ܮ௅ை஺஽ + ܮ஼ െ ߜଶ݅ி஺௎௅்(ݐ௖ଷ)߱ଷᇱ݅ி஺௎௅்(ݐ௖ଷ)   
Only capacitor ܥ஼ଵ  is introduced into this circuit, the VCB voltage ௏ܸ஼஻  is clamped to the 
residual voltage ஼ܸ಴భ until the end of this interval, ݐ௖ସ.  
 
(F) Time interval, ݐ௖ସ ൑ ݐ ൑ ݐ௖ହ 
After turning switch T5 on and T6 off, the fault current ݅ி஺௎௅் diverts into loop ܥ௕௔௡௞ െ ܥ஼ଵ,ଶ െହܶ െ ܮ஼ െ ܮ௅ை஺஽ െ ଷܶ െ ܴி஺௎௅் . This means ݅஼ଶ  becomes the continuity energy, and is 
defined by: 
1ܥ஼ଵ,ଶන ݅஼ଶ݀ݐ + ܮ஼ ݀݅஼ଶ݀ݐ + ܮ௅ை஺஽ ݀݅஼ଶ݀ݐ + ݅஼ଶܴி஺௎௅் = ஽ܸ஼ (18)  
where the voltage across ܥ௕௔௡௞ can be considered a constant DC source due to large ܥ௕௔௡௞, with the initial conditions ݅஼ଶ(ݐ௖ସ)=݅ி஺௎௅்(ݐ௖ସ)(A)   ஼ܸ಴భ,మ(ݐ௖ସ) = ஼ܸ಴భ(ݐ௖ସ) + ஼ܸ಴మ(ݐ௖ସ)      (V)  
where  ஼ܸ಴మ(ݐ௖ସ) = ½ ஼ܸ಴భ,మ(ݐ௖ଶ), which yields  ஼ܸ಴భ,మ(ݐ௖ସ) = ஼ܸ಴భ(ݐ௖ସ) + ½ ஼ܸ಴భ,మ(ݐ௖ଶ) (V)  
for ܴி஺௎௅் < 2ට௅ಽೀಲವ஼಴భ,మ  , thus: ݅஼ଵ,ଶ(ݐ) = 2ܭଵᇱᇱ݁ିఋమ௧ cos(߱ଷᇲᇲݐ െ ߠԢԢ) (A) (19)  
஼ܸ಴భ,మ(ݐ) = 2ܭଵᇱᇱܥ஼ଵ,ଶ߱ସᇱᇱ [cos(ߚଶᇱᇱ െ ߠԢԢ)െ݁ିఋమ௧ cos(߱ଷᇲᇲݐ െ ߠԢԢ + ߚଶᇱᇱ)]  
+ ஼ܸ಴భ,మ(ݐ௖ସ) (V) (20)  
where ߜଶ = ோಷಲೆಽ೅ଶ(௅ಽೀಲವା௅಴); ߱ଷᇱᇱଶ = ଵ(௅ಽೀಲವା௅಴)஼಴భ,మ െ ቀ ோಷಲೆಽ೅ଶ(௅ಽೀಲವା௅಴)ቁଶ  ߱ସᇱᇱ = ටߜଶଶ + ߱ଷᇱᇱଶ ; ߚଶᇱᇱ = tanିଵ ఠయᇲᇲఋమ   
ܭଵᇱᇱ = ඩ(݅ி஺௎௅்(ݐ௖ସ)
2
)ଶ + ( ஽ܸ஼ െ ஼ܸ಴భ,మ(ݐ௖ସ)ܮ௅ை஺஽ + ܮ஼ െ ߜଶ݅ி஺௎௅்(ݐ௖ସ)
2߱ଷᇱᇱ )ଶ  
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ߠԢԢ = tanିଵ ஽ܸ஼ െ ஼ܸ಴భ,మ(ݐ௖ସ)ܮ௅ை஺஽ + ܮ஼ െ ߜଶ݅ி஺௎௅்(ݐ௖ସ)߱ଷᇱᇱ݅ி஺௎௅்(ݐ௖ସ)   
Now, ௏ܸ஼஻ tracks the residual voltage ஼ܸ಴భ plus ஼ܸ಴మ until time ݐ௖ହ. 
 
(G) Time interval,ݐ௖ହ ൑ ݐ ൑ ݐ௖଺ 
In this interval, ݅ி஺௎௅்  enters loop ܥ௕௔௡௞ െ ܥ஼ଵ,ଶ,ଷ െ ସܶ െ ܮ஼ െ ܮ௅ை஺஽ െ ଷܶ െ ܴி஺௎௅்  by 
switching the T4 on and T5 off. By considering ܥ஼ଵ,ଶ,ଷ as one effective capacitor the topology 
is the test circuit. The current ݅஼ଷ  for describing the fault current can be expressed by the 
differential equation: 
1ܥ஼ଵ,ଶ,ଷන݅஼ଷ݀ݐ + ܮ஼ ݀݅஼ଷ݀ݐ + ܮ௅ை஺஽ ݀݅஼ଷ݀ݐ + ݅஼ଷܴி஺௎௅் = ஽ܸ஼ (21)  
where the voltage across ܥ௕௔௡௞ is considered DC due to large ܥ௕௔௡௞. with the initial 
conditions ݅஼ଷ(ݐ௖ହ)=݅ி஺௎௅்(ݐ௖ହ)(A)   ஼ܸ಴భ,మ,య(ݐ௖ହ) = ஼ܸ಴భ,మ(ݐ௖ହ) + ஼ܸ಴య(ݐ௖ହ) (V)  
where  ஼ܸ಴య(ݐ௖ହ) = ᪞ ஼ܸ಴భ,మ,య(ݐ௖ଵ), which yields  ஼ܸ಴భ,మ,య(ݐ௖ହ) = ஼ܸ಴భ,మ(ݐ௖ହ) + ᪞ ஼ܸ಴భ,మ,య(ݐ௖ଵ)(V)  
for ܴி஺௎௅் < 2ට௅ಽೀಲವ஼಴భ,మ,య: ݅஼ଷ(ݐ) = 2ܭଵᇱᇱᇱ݁ିఋమ௧ cos(߱ଷᇲᇲᇲݐ െ ߠԢԢԢ)        (A) (22)  
஼ܸ಴భ,మ,య(ݐ) = 2ܭଵᇱᇱᇱܥ஼ଵ,ଶ,ଷ߱ସᇱᇱᇱ cos(ߚଶᇱᇱᇱ െ ߠԢԢԢ)  െ ଶ௄భᇲᇲᇲ஼಴భ,మ,యఠరᇲᇲᇲ ݁ିఋమ௧ cos(߱ଷᇲᇲᇲݐ െ ߠԢԢԢ + ߚଶᇱᇱᇱ)] + ஼ܸ಴భ,మ,య(ݐ௖ହ) (V)  
where ߜଶ = ோಷಲೆಽ೅ଶ(௅ಽೀಲವା௅಴); ߱ଷᇱᇱᇱଶ = ଵ(௅ಽೀಲವା௅಴)஼಴భ,మ,య െ ቀ ோಷಲೆಽ೅ଶ(௅ಽೀಲವା௅಴)ቁଶ  ߱ସᇱᇱᇱ = ටߜଶଶ + ߱ଷᇱᇱᇱଶ ; ߚଶᇱᇱᇱ = tanିଵ ఠయᇲᇲᇲఋమ   
ܭଵᇱᇱᇱ = ඩ(݅ி஺௎௅்(ݐ௖ହ)
2
)ଶ + ( ஽ܸ஼ െ ஼ܸ಴భ,మ,య(ݐ௖ହ)ܮ௅ை஺஽ + ܮ஼ െ ߜଶ݅ி஺௎௅்(ݐ௖ହ)
2߱ଷᇱᇱᇱ )ଶ  
ߠԢԢԢ = tanିଵ ஽ܸ஼ െ ஼ܸ಴భ,మ,య(ݐ௖ହ)ܮ௅ை஺஽ + ܮ஼ െ ߜଶ݅ி஺௎௅்(ݐ௖ହ)߱ଷᇱᇱᇱ݅ி஺௎௅்(ݐ௖ହ)   
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The VCB voltage tracks the residual voltage ஼ܸ಴భ  + ஼ܸ಴మ  + ஼ܸ಴య  until interruption finishes. 
Then the commutation capacitors are reset, ready for the next interruption. The VCB voltage 
is dominated by the commutation capacitor voltage, thus it can be expressed by the following 
piecewise function: 
௏ܸ஼஻  
=
ۖۖەۖۖ۔
ۓ ஼ܸ಴భ(ݐ) = 2ܭଵᇱܥ஼ଵ߱ସᇱ [cos(ߚଶᇱ െ ߠԢ) െ݁ିఋమ௧ cos(߱ଷᇲݐ െ ߠԢ+ ߚଶᇱ)] + ஼ܸ಴భ(ݐ௖ଷ)                                  (ݐ௖ଷ ൑ ݐ ൑ ݐ௖ସ) ஼ܸ಴భ,మ(ݐ) = 2ܭଵᇱᇱܥ஼ଵ,ଶ߱ସᇱᇱ [cos(ߚଶᇱᇱ െ ߠԢԢ) െ݁ିఋమ௧ cos(߱ଷᇲᇲݐ െ ߠԢԢ + ߚଶᇲᇲ)] + ஼ܸ಴భ,మ(ݐ௖ସ)                    (ݐ௖ସ ൑ ݐ ൑ ݐ௖ହ) ஼ܸ಴భ,మ,య(ݐ) = 2ܭଵᇱᇱᇱܥ஼ଵ,ଶ,ଷ߱ସᇱᇱᇱ [cos(ߚଶᇱᇱᇱ െ ߠԢԢԢ) െ݁ିఋమ௧ cos(߱ଷᇲᇲᇲݐ െ ߠԢԢԢ + ߚଶᇲᇲᇲ)] + ஼ܸ಴భ,మ,య(ݐ௖ହ)      (ݐ௖ହ ൑ ݐ ൑ ݐ௖଺) ۙۘۖۖ
ۖۗۖ
 
(23)  
The fault current also can be represented by a piecewise function: 
݅ி஺௎௅்  = ቐ݅஼ଵ(ݐ) = 2ܭଵᇱ݁ିఋమ௧ cos(߱ଷᇲݐ െ ߠԢ)                                   (ݐ௖ଷ ൑ ݐ ൑ ݐ௖ସ) ݅஼ଵ,ଶ(ݐ) = 2ܭଵᇱᇱ݁ିఋమ௧ cos(߱ଷᇲᇲݐ െ ߠԢԢ)                             (ݐ௖ସ ൑ ݐ ൑ ݐ௖ହ) ݅஼ଷ(ݐ) = 2ܭଵᇱᇱᇱ݁ିఋమ௧ cos(߱ଷᇲᇲᇲݐ െ ߠԢԢԢ)    (ݐ௖ହ ൑ ݐ ൑ ݐ௖଺) ቑ (24)  
 
In order to define the time intervals after VCB current zero, the performance of commutation 
capacitor voltage and current is investigated further. By comparing equations (23) to (24); they 
are similar expression except the initial conditions, including ݅ி஺௎௅், commutation capacitance ܥ஼, and initial capacitor voltage ஼ܸ. Since the fault path has a large time constant compared to 
the commutation circuit, the fault current ݅ி஺௎௅்  can be considered constant during the 
commutation period.  
Fig. 4(a) shows the commutation capacitor voltage and current. The current ݅஼  through the 
commutation capacitor equals the fault current ݅ி஺௎௅் . Due to the stored magnetic energy 
transfer and the residual voltage of the commutation capacitor, there is an initial increase in ݅஼ 
after the current-zero. Since the solid-state switches offer uni-directional conduction, the 
commutation capacitor should be fully charged and is kept unchanged when ݅஼ reduces to zero. 
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Fig. 4: Commutation capacitor voltage and current profiles. 
(a) The performance of commutation capacitor current and voltage after current-zero and  
(b) Maximum discharge time with two initial commutation capacitor voltages as a function of 
commutation capacitance. 
(ܫி஺௎௅் = 100A, ஽ܸ஼ = 600V, ܮ஼ = 49.4ɊH,ܮ௅ை஺஽ = 1.7mF,ܴி஺௎௅் = 6ȳ) 
 
The most significant design aspect is the period immediately following the current-zero in the 
VCB. Thus it is convenience to specify the duration from the initial residual capacitor voltage 
to when it retains zero charge. Due to the complexity of the commutation capacitor voltage 
equation, it is difficult to directly define a time interval equation. Capacitor voltage ஼ܸ 
approaches zero when ݅஼ increases to its maximum. The approximate equation for the time 
interval after current-zero is obtained by equating the current differential equation (24) with 
zero, which gives: 
஼ܶ = െ ln(െ݁ଶ௝ߠ(ߜଶ + ߱ଷ݆)ߜଶ െ ߱ଷ݆ )݆
2߱ଷ  (25)  
where ݆ = ξെ1  
Hence   
஼ܶସ=ݐ௖ସ െ ݐ௖ଷ = െ ୪୬(ି೐మೕߠԢ(ഃమశഘయᇲೕ)ഃమషഘయᇲೕ )௝ଶఠయᇲ  (26)  
஼ܶହ=ݐ௖ହ െ ݐ௖ସ = െ ୪୬(ି೐మೕߠԢԢ(ഃమశഘయᇲᇲೕ)ഃమషഘయᇲᇲೕ )௝ଶఠయᇲᇲ  (27)  
The plots in Fig. 4(b) are for equation (26) with two initial residual capacitor voltages. The 
time interval increases with an increase in commutation capacitance and its initial residual 
voltage. 
Since these time intervals are based on maximum discharge ability for each commutation 
capacitor voltage, it ensures ݅௏஼஻ produces second current-zero if interruption failure occurs at 
the first current-zero. 
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There are six sequential time intervals, TC1-TC2-TC3-TC4-TC5-TC6, in the operation cycle of the 
cascaded commutation circuit. TC3 and TC4 are from the same signal impulse, which triggers 
switches T3-T4-T5 in the correct sequence. The first three time intervals TC1-TC2-TC3 involve the ݀݅/݀ݐ reduction while the remainder are for improving the re-applied ݀ݒ௏஼஻ ݀ݐΤ . Since TC3 and 
TC4 are derived from the same signal, they can be considered ‘joined’, linking the reducing 
current before current-zero and the increasing voltage after current-zero. They maintain 
continuity during commutation. This means, commutation current ݅௅಴ has to rise to ݅ி஺௎௅் in 
first two time intervals. Assuming the fault current is commutated into the VCB at the end of 
the first interval; the interruption process can be expressed as follows: 
஼ܶଵ଴=ݐ௖ଵ െ ݐ௖଴ = ିୱ୧୬షభ೔ಷಲೆಽ೅(೟೎భ)ೋೇವ಴ఠబ  (28)  
where  ߱଴ = 1 ඥܮ஼ܥ஼ଵ,ଶ,ଷΤ       (rad/s)  
If ݅ி஺௎௅்  is commutated at ݐ௖ଶ , equation (9) for describing the time interval ஼ܶଶ  can be 
rewritten as: 
஼ܶଶ଴=ݐ௖ଶ െ ݐ௖ଵ = ିୱ୧୬షభೇ಴಴భ,మ(೟೎భ)×೔ಷಲೆಽ೅(೟೎మ)శಽ಴×೔ಷಲೆಽ೅(೟೎మ)×ഘబᇲ×ಲ(಴಴భ,మ×ቆೇ಴಴భ,మ(೟೎భ)ቇమశಽ಴×ቀ೔ಷಲೆಽ೅(೟೎మ)ቁమ)×ഘబᇲఠబᇲ  (29)  
where  ܣ = ට஼಴భ,మ×(௏಴಴భ,మ(௧೎భ))మା௅಴×(௜ಷಲೆಽ೅(௧೎మ))మି௅೎×(௜ಷಲೆಽ೅(௧೎మ))మ௅಴   ஼ܸ಴భ,మ(ݐ௖ଵ) = െ᪟ ஽ܸ஼ cos߱଴ݐ௖ଵ  ݅ி஺௎௅்(ݐ௖ଵ) = ݅ி஺௎௅்(ݐ௖ଶ) due to large time constant of the fault path. Now considering ݐ௖଴ as 
a start point, ஼ܶଵ = ݐ௖ଵ െ ݐ௖଴ = ݐ, the total duration can be defined as: ஼ܶଵ,ଶ=ݐ௖ଶ െ ݐ௖଴ = ஼ܶଶ + ஼ܶଵ = ஼ܶଶ଴ + ݐ (30)  
 
To specify the time interval becomes a trade-off between ஼ܶଵ and ஼ܶଶ. 
The graphs in Fig. 5 represent equations (29) to (31) for the different conditions but at a fixed 
600V DC source. Based on the fixed fault current of 100A and commutation parameters 
including ܮ஼ = 49.4ɊH  and ܥ஼ଵ = 40ɊF , Fig. 5(a) compares the total duration ஼ܶଵ,ଶ  and 
second time interval ஼ܶଶ଴, as well as the first current-zero time ஼ܶଵ଴ of the test circuit. It reveals 
how the ݀݅/݀ݐ is reduced by the cascaded circuit. The horizontal axis represents the first time 
interval, ஼ܶଵ = ݐ௖ଵ െ ݐ௖଴ = ݐ . The second time interval reduces as the first time interval 
increases, meaning a longer first time interval will result in less time for the second interval, 
thereby reducing ஼ܶଵ,ଶ. To maximise the cascaded circuit commutation time, the second time 
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interval should dominate commutation until current-zero. This means the switch T5 turns on 
before T4. However, since there is energy loss during capacitor voltage reversal, it is prudent 
to initialise the commutation current with maximum energy, then switch into the second path. 
 
Fig. 5: Time interval maximum values as a function of circuit parameters, with a 600V DC 
source 
(a) First time interval 
(b) Commutation inductance 
(c) Commutation capacitance 
(d) Interruption current 
 
With fixed 300A fault current, ܥ஼ଵ = 40ɊF and first time interval ஼ܶଵ = 5Ɋs, Fig. 5(b) shows 
the relationship between the time intervals and the commutation inductance ܮ஼ . With an 
increase in ܮ஼  the time intervals are increased. At low inductance, the time intervals have 
similar values. At higher inductance, the commutation time differences become tens of ȝs, 
which is significant with respect to the VCB, since the vacuum arc has a fast recovery rate [6, 
31, 32]. It is not possible for interruption with low inductance, which corresponds to large ݀݅/݀ݐ. The objective of the cascaded circuit is to increase the interruption probability with 
relatively small commutation inductance at a short gap distance. 
After utilizing a fixed fault current of 100A, ܮ஼ = 49.4ɊH, and a first time interval ஼ܶଵ = 5Ɋs, 
Fig. 5(c) shows that the commutation capacitance has little effect on the commutation time 
thereby does not influence the ݀݅/݀ݐ. 
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With a first time interval of 5ȝs and commutation parameters ܮ஼ = 49.4ɊH and ܥ஼ଵ = 40ɊF, 
the relationship between the time intervals and the fault current is shown in Fig. 5(d). The time 
intervals display an ever-increasing trend with an increase in the fault current; but are similar 
at low ݅ி஺௎௅்.  
In summary, although there are six time intervals, TC1-TC2-TC3-TC4-TC5-TC6, in the cascaded 
circuit, only TC1-TC2-TC3-TC4-TC5 need to be specified because TC6 is a long signal impulse 
lasting until the end of the interruption. TC3-TC4 are from same signal, thus there are only four 
signals to be processed. In order to specify these time intervals, the first two intervals should 
be defined first by utilizing equations (29) and (30). The remaining two can be obtained from 
equation (26) in terms of different initial conditions.  
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III. Simulation and experimental results 
The cascaded hybrid circuit was PSPICE simulated with the results post-processed in 
MATLAB. For comparison convenience, the simulation and experimental results are presented 
side by side, left and right respectively. 
An AC vacuum breaker is used as the circuit breaker in the experiment. The breaker 
characteristics are shown in Table 1.  
Table 1: Technical data on triple-pole vacuum circuit breaker [24]. 
Operating voltage, kV 1.2 
Current rating, A 150 
Max motor duty, kW 225 
Max transformer duty, kVA 250 
Closing coil closing, W 
110A ac hold in, W 
250 
12 
Weight of contactor, kg 4 
Thermal rating (1s), kA 4 
Mechanical life, cycles 5 × 10଺ 
 
Fig. 6 and Fig. 7 show a successful interruption at first current-zero with 110A and 330A fault 
currents respectively. The general form and shape are the same in both cases. The VCB current ݅௏஼஻ is reduced as the counter-current ݅஼ rises, then the decline rate of ݅௏஼஻ is modified when 
the commutation path is switched. After the current-zero the VCB experiences a stepped-
shaped pulse, since the residual voltages across each commutation capacitor, ஼ܸ಴భ െ ஼ܸ಴మ െ஼ܸ಴య, are charged step by step.  
A successful interruption at a second current-zero with a 110A fault is shown in Fig. 8. ݅௏஼஻ 
reaches a second current-zero with a lower amplitude due to the capacitors progressively 
discharging. The primary objective for the cascaded circuit is to improve the ݀݅/݀ݐ  by 
increasing the commutation time, thereby increasing the interruption probability at the first 
current-zero. 
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Fig. 6: Cascaded commutation circuit voltage and current at first current-zero interruption 
(a) Simulation results 
(b) Experimental results  
( ஽ܸ஼ = 600V, ܥ௕௔௡௞ = 7mF, ܥ஼ଵ,ଶ,ଷ = ͳʹͲɊF, ܴଵ = ʹͲͲȳ, ܮ஼ = 49.ͶɊH, ܮ௅ை஺஽ =
1.7mH, ܴ௅ை஺஽ = ͸ͲͲȳ, ܴி஺௎௅் = 1.͹ȳ) 
 
 
Fig. 7: Cascaded commutation circuit voltage and current at first current-zero interruption 
(a) Simulation result 
(b) Experimental result  
( ஽ܸ஼ = 600V,  ܥ௕௔௡௞ = 7mF, ܥ஼ଵ,ଶ,ଷ = 12.ͺͳɊF, ܴଵ = ʹͲͲȳ, ܮ஼ = 49.ͶɊH, ܮ௅ை஺஽ =
1.7mH, ܴ௅ை஺஽ = ͸ͲͲȳ, ܴி஺௎௅் = 5.ͷȳ) 
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Fig. 8: Cascaded commutation circuit voltage and current in a successful interruption at the 
second current-zero interruption 
(a) Simulation results 
(b) Experimental results  
( ஽ܸ஼ = 600V, ܥ௕௔௡௞ = 7mF, ܥ஼ଵ,ଶ,ଷ = 12.ͺͳɊF, ܴଵ = ʹͲͲȳ, ܮ஼ = 49.ͶɊH, ܮ௅ை஺஽ =
1.7mH, ܴ௅ை஺஽ = ͸ͲͲȳ, ܴி஺௎௅் = 5.ͷȳ) 
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IV. CONCLUSION 
This paper proposed a cascaded commutation circuit, without snubber circuits, inspiration by 
a saturable reactor which slowed the di/dt prior to current-zero and then produced a low voltage 
amplitude pulse. The validity of cascaded commutation principle was confirmed by simulation 
and experimentally. The experimental results are conducted at a lower power level in order to 
validate the commutation circuit performance. 
Successful fault current interruption at the first and second current-zeros is achieved with 
decreased ݀݅/݀ݐ  and ݀ݒ௏஼஻ ݀ݐΤ .The proposed cascaded commutation circuitry shows only 
three cascaded voltage stages but this can be increased, depending on the voltage resolution of 
the dVVCB/dt and the DC system voltage. T2 and T4 in Fig. 1 can be combined into a single back-
to-back configuration, saving two diodes, but is not shown in this paper to give circuit analysis 
simplicity. The proposed circuit architecture consist of a single IGBT device in each cascaded 
voltage stage, which its voltage rating is associated with its capacitor voltage level. Lower 
IGBT voltage devices can be used to reduce the power losses during the commutation process 
but will result in more cascaded voltage stages. However, the voltage resolution of dVVCB/dt is 
increased. 
Conventional series connected capacitors required shunted resistors for voltage balancing and 
discharge of the capacitors energy when the power system is disconnected. However, when 
this technique is employed in the proposed circuit, the capacitors voltage need to be trickled 
charge by T1 to maintain its DC voltages as DC fault does not occur frequently. This approach 
is currently employed in the proposed circuit. The alternative approach in the proposed 
technique is not using shunt resistor but overrate the capacitor voltage rating according to the 
capacitor tolerances. This eliminates the trickle charge process but required auxiliary circuit to 
discharge the capacitor energy when repair or maintenance work to the system is necessary.  
Timing control on the respective gate signals in the three level cascaded voltage stages are 
accomplished by a mid-range 16-bit micro-controller (dsPIC30F2020), utilizing only 60% of 
the controller capability. The controller algorithm is not presented as the primary focus is to 
demonstrate the proposed commutation circuit performance. Isolation of the IGBT gate drives 
between each voltage stages can be accomplished by utilizing fibre-optic technologies, greatly 
enhancing the reliability of the cascaded commutation circuit. 
The proposed technique is analysed and demonstrated under uni-directional DC current flow 
system. However, its feasibility in bidirectional DC current flow system is possible by 
replacing the diodes (T2, T4, T5 and T6) in the cascaded commutation circuit with IGBTs. This 
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allows bidirectional current flow in the commutation circuit. Alternative control mechanism is 
needed for bidirectional DC current fault interruption. Detailed operational structure of the 
proposed technique for bidirectional current interruption is not presented in this paper. 
Total failure in operation of the devices during fault condition can result DC arcing in the 
mechanical DC breaker. Failure Mode Evaluation Analysis (FMEA) on the proposed 
commutation circuit is not presented in this paper and is proposed for future works.      
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